| Peripheral BusTo enable migration of peripherals between various Texas Instruments (TI) MCU family of devices, thedevices adopt a peripheral bus standard for peripheral interconnect. The peripheral bus bridge multiplexesthe various busses that make up the processor Memory Bus into a single bus consisting of 16 addresslines and 16 or 32 data lines and associated control signals. Three versions of the peripheral bus aresupported. One version supports only 16-bit accesses (called peripheral frame 2). Another versionsupports both 16- and 32-bit accesses (called peripheral frame 1).2.5.6Real-Time JTAG and AnalysisThe devices implement the standard IEEE 1149.1 JTAG (1) interface for in-circuit based debug.Additionally, the devices support real-time mode of operation allowing modification of the contents ofmemory, peripheral, and register locations while the processor is running and executing code andservicing interrupts. The user can also single step through non-time-critical code while enabling time-critical interrupts to be serviced without interference. The device implements the real-time mode inhardware within the CPU. This is a feature unique to the 28x family of devices, requiring no softwaremonitor. Additionally, special analysis hardware is provided that allows setting of hardware breakpoint ordata/address watch-points and generating various user-selectable break events when a match occurs.These devices do not support boundary scan; however, IDCODE and BYPASS features are available ifthe following considerations are taken into account. The IDCODE does not come by default. The userneeds to go through a sequence of SHIFT IR and SHIFT DR state of JTAG to get the IDCODE. ForBYPASS instruction, the first shifted DR value would be |
 |
|
|
手机站
您当前位置是：商业机会 >> 电子元器件 >> 集成电路(IC) >> CC1310F64RSMT/MSP430F6726IPZ
联系信息
